I was asking ChatGPT about Verilog. I am a hobbiest. It wrote dual edge based code instead of posedge. I was like don't most fpgas not have dual edge flip flops and that's not best practice, for synthesis only? It sa