Last week I sat down with ChatGPT to build a simple UART in Verilog for FPGA implementation. It's first draft would have generated multiple clk-domains, I pointed it out and, step by step, "we" fixed the hw description "together" until it was