DESIGNING OF MICROPROCESSOR NUCLEUS FOR REALIZATION IN FIELD-PROGRAMMABLE GATE ARRAYS
In clause designing microprocessor nucleus with use hardware description language for realization in basis of field-programmable gate arrays is considered