Modeling and verification of the projects in development of very large scale integrated circuits (VLSI) using external models of the devices
The article describes the method of obtaining the test bench for modeling projects of very large scale integrated circuits (VLSI) with the use of external models of the devices.