Fractional-N PLL Synthesizer Spur Reduction Technique
Fractional-N PLL synthesizer spur reduction technique is described. The block diagram of the synthesizer with the reduced level of spurs is given as a result and the algorithm of its operation is described.