TEST EFFECTS DEVELOPMENT FOR ON-CHIP SYSTEMS MEASURING AND TESTING
This paper proposes a method of test pattern generation. Using this method one can appritiably reduce the test pattern file size and the chip testing time.