FAST MULTIPLIER IN GALOIS FIELD USING FPGA
The paper proposes an approach based on pipelining principle, to increase the speed of multiplier in Galois field using Altera FPGA. The multiplier is intended to be used for designing high-speed codecs (encoder-decoder) according to Recommendations ITU-T G.975.1 and G.709.