FPGA implementation of the adaptive speckle noise filter using EP3C55
Hardware implementation of the US-images adaptive speckle noise filter is presented in the paper. The Altera FPGA ЕР3С55 is used for designing. Simulation of the filter is conducted using the Quartus II software. It has been shown that time, needed for one pixel processing is in 25 times less for hardware than for software.