Simulation of logic elements for the realization of sets of functions in the FPGA Abstract
In the article the simulation of new logic elements of the FPGA is described. This is logic element on the basis of the decoder -DC LUT FPGA. This is logic element for DNF of the realization. Simulation they will be carried out in the system NI Multisim 10 by National Instruments Electronics Workbench Group.