REDUCING KICKBACK NOISE ON CMOS COMPARATOR’S INPUTS IN PARALLEL ADC
This paper is devoted to the problem of reducing noise in parallel ADC. The effect of kickback noise is researched in preamplifier: kickback noise origin is explained, small-signal analysis is conducted, transistor parameters are optimized, and after simulating the most optimal architecture is presented.