Synthesis of memory units using a description of design rules via Boolean functions of layout objects
In this paper we present some aspects of physical synthesis of memory control units for advanced technologies. An universal description of design rules is presented. We propose a design rule clean detailed routing algorithm for balanced trees with the minimizations of wire segments. Experimental results demonstrated applicability of the proposed approach for the physical synthesis of memory control units.